11
#include <arpa/inet.h>
21
const pcilib_dma_info_t *pcilib_get_dma_info(pcilib_t *ctx) {
23
pcilib_model_description_t *model_info = pcilib_get_model_description(ctx);
25
if ((ctx->event_ctx)&&(model_info->event_api->init_dma)) {
26
pcilib_map_register_space(ctx);
27
ctx->dma_ctx = model_info->event_api->init_dma(ctx->event_ctx);
28
} else if ((model_info->dma_api)&&(model_info->dma_api->init)) {
29
pcilib_map_register_space(ctx);
30
ctx->dma_ctx = model_info->dma_api->init(ctx, PCILIB_DMA_MODIFICATION_DEFAULT, NULL);
33
if (!ctx->dma_ctx) return NULL;
36
return &ctx->dma_info;
39
pcilib_dma_engine_t pcilib_find_dma_by_addr(pcilib_t *ctx, pcilib_dma_direction_t direction, pcilib_dma_engine_addr_t dma) {
40
pcilib_dma_engine_t i;
42
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
44
pcilib_error("DMA Engine is not configured in the current model");
45
return PCILIB_ERROR_NOTSUPPORTED;
48
for (i = 0; info->engines[i]; i++) {
49
if ((info->engines[i]->addr == dma)&&((info->engines[i]->direction&direction)==direction)) break;
52
if (info->engines[i]) return i;
53
return PCILIB_DMA_ENGINE_INVALID;
56
int pcilib_set_dma_engine_description(pcilib_t *ctx, pcilib_dma_engine_t engine, pcilib_dma_engine_description_t *desc) {
57
ctx->dma_info.engines[engine] = desc;
62
int pcilib_start_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, pcilib_dma_flags_t flags) {
63
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
65
pcilib_error("DMA is not supported by the device");
66
return PCILIB_ERROR_NOTSUPPORTED;
69
if (!ctx->model_info.dma_api) {
70
pcilib_error("DMA Engine is not configured in the current model");
71
return PCILIB_ERROR_NOTAVAILABLE;
74
if (!ctx->model_info.dma_api->start_dma) {
78
return ctx->model_info.dma_api->start_dma(ctx->dma_ctx, dma, flags);
81
int pcilib_stop_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, pcilib_dma_flags_t flags) {
82
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
85
pcilib_error("DMA is not supported by the device");
86
return PCILIB_ERROR_NOTSUPPORTED;
89
if (!ctx->model_info.dma_api) {
90
pcilib_error("DMA Engine is not configured in the current model");
91
return PCILIB_ERROR_NOTAVAILABLE;
94
if (!ctx->model_info.dma_api->stop_dma) {
98
return ctx->model_info.dma_api->stop_dma(ctx->dma_ctx, dma, flags);
101
int pcilib_enable_irq(pcilib_t *ctx, pcilib_irq_type_t irq_type, pcilib_dma_flags_t flags) {
102
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
104
if ((!info)||(!ctx->model_info.dma_api)||(!ctx->model_info.dma_api->enable_irq)) return 0;
106
return ctx->model_info.dma_api->enable_irq(ctx->dma_ctx, irq_type, flags);
109
int pcilib_disable_irq(pcilib_t *ctx, pcilib_dma_flags_t flags) {
110
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
112
if ((!info)||(!ctx->model_info.dma_api)||(!ctx->model_info.dma_api->disable_irq)) return 0;
114
return ctx->model_info.dma_api->disable_irq(ctx->dma_ctx, flags);
117
int pcilib_acknowledge_irq(pcilib_t *ctx, pcilib_irq_type_t irq_type, pcilib_irq_source_t irq_source) {
118
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
120
if ((!info)||(!ctx->model_info.dma_api)||(!ctx->model_info.dma_api->acknowledge_irq)) return 0;
122
return ctx->model_info.dma_api->acknowledge_irq(ctx->dma_ctx, irq_type, irq_source);
130
pcilib_dma_flags_t flags;
131
} pcilib_dma_read_callback_context_t;
133
static int pcilib_dma_read_callback(void *arg, pcilib_dma_flags_t flags, size_t bufsize, void *buf) {
134
pcilib_dma_read_callback_context_t *ctx = (pcilib_dma_read_callback_context_t*)arg;
136
if (ctx->pos + bufsize > ctx->size) {
137
if ((ctx->flags&PCILIB_DMA_FLAG_IGNORE_ERRORS) == 0)
138
pcilib_error("Buffer size (%li) is not large enough for DMA packet, at least %li bytes is required", ctx->size, ctx->pos + bufsize);
139
return -PCILIB_ERROR_TOOBIG;
142
memcpy(ctx->data + ctx->pos, buf, bufsize);
145
if (flags & PCILIB_DMA_FLAG_EOP) {
146
if ((ctx->pos < ctx->size)&&(ctx->flags&PCILIB_DMA_FLAG_MULTIPACKET)) {
147
if (ctx->flags&PCILIB_DMA_FLAG_WAIT) return PCILIB_STREAMING_WAIT;
148
else return PCILIB_STREAMING_CONTINUE;
150
return PCILIB_STREAMING_STOP;
153
return PCILIB_STREAMING_REQ_FRAGMENT;
156
static int pcilib_dma_skip_callback(void *arg, pcilib_dma_flags_t flags, size_t bufsize, void *buf) {
157
struct timeval *tv = (struct timeval*)arg;
161
gettimeofday(&cur, NULL);
162
if ((cur.tv_sec > tv->tv_sec)||((cur.tv_sec == tv->tv_sec)&&(cur.tv_usec > tv->tv_usec))) return PCILIB_STREAMING_STOP;
165
return PCILIB_STREAMING_REQ_PACKET;
168
int pcilib_stream_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, pcilib_dma_flags_t flags, pcilib_timeout_t timeout, pcilib_dma_callback_t cb, void *cbattr) {
169
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
171
pcilib_error("DMA is not supported by the device");
172
return PCILIB_ERROR_NOTSUPPORTED;
175
if (!ctx->model_info.dma_api) {
176
pcilib_error("DMA Engine is not configured in the current model");
177
return PCILIB_ERROR_NOTAVAILABLE;
180
if (!ctx->model_info.dma_api->stream) {
181
pcilib_error("The DMA read is not supported by configured DMA engine");
182
return PCILIB_ERROR_NOTSUPPORTED;
185
if (!info->engines[dma]) {
186
pcilib_error("The DMA engine (%i) is not supported by device", dma);
187
return PCILIB_ERROR_NOTAVAILABLE;
190
if ((info->engines[dma]->direction&PCILIB_DMA_FROM_DEVICE) == 0) {
191
pcilib_error("The selected engine (%i) is S2C-only and does not support reading", dma);
192
return PCILIB_ERROR_NOTSUPPORTED;
195
return ctx->model_info.dma_api->stream(ctx->dma_ctx, dma, addr, size, flags, timeout, cb, cbattr);
198
int pcilib_read_dma_custom(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, pcilib_dma_flags_t flags, pcilib_timeout_t timeout, void *buf, size_t *read_bytes) {
201
pcilib_dma_read_callback_context_t opts = {
205
err = pcilib_stream_dma(ctx, dma, addr, size, flags, timeout, pcilib_dma_read_callback, &opts);
206
if (read_bytes) *read_bytes = opts.pos;
210
int pcilib_read_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, void *buf, size_t *read_bytes) {
213
pcilib_dma_read_callback_context_t opts = {
217
err = pcilib_stream_dma(ctx, dma, addr, size, PCILIB_DMA_FLAGS_DEFAULT, PCILIB_DMA_TIMEOUT, pcilib_dma_read_callback, &opts);
218
if (read_bytes) *read_bytes = opts.pos;
223
int pcilib_skip_dma(pcilib_t *ctx, pcilib_dma_engine_t dma) {
225
struct timeval tv, cur;
227
gettimeofday(&tv, NULL);
228
tv.tv_usec += PCILIB_DMA_SKIP_TIMEOUT;
229
tv.tv_sec += tv.tv_usec / 1000000;
230
tv.tv_usec += tv.tv_usec % 1000000;
233
// IMMEDIATE timeout is not working properly, so default is set
234
err = pcilib_stream_dma(ctx, dma, 0, 0, PCILIB_DMA_FLAGS_DEFAULT, PCILIB_DMA_TIMEOUT, pcilib_dma_skip_callback, &tv);
235
gettimeofday(&cur, NULL);
236
} while ((!err)&&((cur.tv_sec < tv.tv_sec)||((cur.tv_sec == tv.tv_sec)&&(cur.tv_usec < tv.tv_usec))));
238
if ((cur.tv_sec > tv.tv_sec)||((cur.tv_sec == tv.tv_sec)&&(cur.tv_usec > tv.tv_usec))) return PCILIB_ERROR_TIMEOUT;
244
int pcilib_push_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, pcilib_dma_flags_t flags, pcilib_timeout_t timeout, void *buf, size_t *written) {
245
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
247
pcilib_error("DMA is not supported by the device");
248
return PCILIB_ERROR_NOTSUPPORTED;
251
if (!ctx->model_info.dma_api) {
252
pcilib_error("DMA Engine is not configured in the current model");
253
return PCILIB_ERROR_NOTAVAILABLE;
256
if (!ctx->model_info.dma_api->push) {
257
pcilib_error("The DMA write is not supported by configured DMA engine");
258
return PCILIB_ERROR_NOTSUPPORTED;
261
if (!info->engines[dma]) {
262
pcilib_error("The DMA engine (%i) is not supported by device", dma);
263
return PCILIB_ERROR_NOTAVAILABLE;
266
if ((info->engines[dma]->direction&PCILIB_DMA_TO_DEVICE) == 0) {
267
pcilib_error("The selected engine (%i) is C2S-only and does not support writes", dma);
268
return PCILIB_ERROR_NOTSUPPORTED;
271
return ctx->model_info.dma_api->push(ctx->dma_ctx, dma, addr, size, flags, timeout, buf, written);
275
int pcilib_write_dma(pcilib_t *ctx, pcilib_dma_engine_t dma, uintptr_t addr, size_t size, void *buf, size_t *written_bytes) {
276
return pcilib_push_dma(ctx, dma, addr, size, PCILIB_DMA_FLAG_EOP|PCILIB_DMA_FLAG_WAIT, PCILIB_DMA_TIMEOUT, buf, written_bytes);
279
double pcilib_benchmark_dma(pcilib_t *ctx, pcilib_dma_engine_addr_t dma, uintptr_t addr, size_t size, size_t iterations, pcilib_dma_direction_t direction) {
280
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
282
pcilib_error("DMA is not supported by the device");
286
if (!ctx->model_info.dma_api) {
287
pcilib_error("DMA Engine is not configured in the current model");
291
if (!ctx->model_info.dma_api->benchmark) {
292
pcilib_error("The DMA benchmark is not supported by configured DMA engine");
296
if (!info->engines[dma]) {
297
pcilib_error("The DMA engine (%i) is not supported by device", dma);
301
return ctx->model_info.dma_api->benchmark(ctx->dma_ctx, dma, addr, size, iterations, direction);
304
int pcilib_get_dma_status(pcilib_t *ctx, pcilib_dma_engine_t dma, pcilib_dma_engine_status_t *status, size_t n_buffers, pcilib_dma_buffer_status_t *buffers) {
305
const pcilib_dma_info_t *info = pcilib_get_dma_info(ctx);
307
pcilib_error("DMA is not supported by the device");
311
if (!ctx->model_info.dma_api) {
312
pcilib_error("DMA Engine is not configured in the current model");
316
if (!ctx->model_info.dma_api->status) {
317
memset(status, 0, sizeof(pcilib_dma_engine_status_t));
321
if (!info->engines[dma]) {
322
pcilib_error("The DMA engine (%i) is not supported by device", dma);
326
return ctx->model_info.dma_api->status(ctx->dma_ctx, dma, status, n_buffers, buffers);