summaryrefslogtreecommitdiffstats
path: root/dma
diff options
context:
space:
mode:
authorzilio nicolas <nicolas.zilio@kit.edu>2015-06-12 19:08:55 +0200
committerzilio nicolas <nicolas.zilio@kit.edu>2015-06-12 19:08:55 +0200
commit51ec836689e0d9e2d27f2fa4579ff1088513dacf (patch)
tree617947170dd4fa735f4d5e213179e67343dd486e /dma
parent18e672c04c6b12d51b13f4cf32b9c197245407d6 (diff)
downloadpcitool-51ec836689e0d9e2d27f2fa4579ff1088513dacf.tar.gz
pcitool-51ec836689e0d9e2d27f2fa4579ff1088513dacf.tar.bz2
pcitool-51ec836689e0d9e2d27f2fa4579ff1088513dacf.tar.xz
pcitool-51ec836689e0d9e2d27f2fa4579ff1088513dacf.zip
some modifications
Diffstat (limited to 'dma')
-rw-r--r--dma/ipe.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/dma/ipe.h b/dma/ipe.h
index 44fbc99..e341a53 100644
--- a/dma/ipe.h
+++ b/dma/ipe.h
@@ -39,6 +39,7 @@ static const pcilib_dma_engine_description_t ipe_dma_engines[] = {
static const pcilib_register_bank_description_t ipe_dma_banks[] = {
{ PCILIB_REGISTER_BANK_DMA, PCILIB_REGISTER_PROTOCOL_DEFAULT, PCILIB_BAR0, 0, 0, 32, 0x0200, PCILIB_LITTLE_ENDIAN, PCILIB_LITTLE_ENDIAN, "0x%lx", "dma", "DMA Registers"},
+ { PCILIB_REGISTER_BANK0, PCILIB_REGISTER_PROTOCOL_SOFTWARE_REGISTERS, PCILIB_BAR1, 0, 0, 32, 0x0003, PCILIB_LITTLE_ENDIAN, PCILIB_LITTLE_ENDIAN, "0x%lx", "test", "test Registers"},
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, NULL, NULL, NULL }
};
@@ -77,6 +78,9 @@ static const pcilib_register_description_t ipe_dma_registers[] = {
{0x0058, 0, 32, 0, 0x00000000, PCILIB_REGISTER_RW , PCILIB_REGISTER_STANDARD, PCILIB_REGISTER_BANK_DMA, "last_descriptor_read", "Last descriptor read by the host"},
{0x005C, 0, 32, 0, 0x00000000, PCILIB_REGISTER_RW , PCILIB_REGISTER_STANDARD, PCILIB_REGISTER_BANK_DMA, "desc_mem_addr", "Number of descriptors configured"},
{0x0060, 0, 32, 0, 0x00000000, PCILIB_REGISTER_RW , PCILIB_REGISTER_STANDARD, PCILIB_REGISTER_BANK_DMA, "update_thresh", "Update threshold of progress register"},
+ {0x0001, 0, 32, 0x1, 0x00000000, PCILIB_REGISTER_RW , PCILIB_REGISTER_STANDARD, PCILIB_REGISTER_BANK0, "test1", "ister"},
+ {0x0002, 0, 32, 0, 0x00000000, PCILIB_REGISTER_RW , PCILIB_REGISTER_STANDARD, PCILIB_REGISTER_BANK0, "test2", "ter"},
+ {0x0003, 0, 32, 0x020, 0x00000000, PCILIB_REGISTER_RW , PCILIB_REGISTER_STANDARD, PCILIB_REGISTER_BANK0, "test3", "er"},
{0, 0, 0, 0, 0x00000000, 0, 0, 0, NULL, NULL}
};
#endif /* _PCILIB_EXPORT_C */