77
pcilib_dma_context_t *dma_nwl_init(pcilib_t *pcilib, pcilib_dma_modification_t type, void *arg) {
78
pcilib_dma_context_t *dma_nwl_init(pcilib_t *pcilib, const char *model, const void *arg) {
80
pcilib_dma_engine_t n_engines;
82
pcilib_model_description_t *model_info = pcilib_get_model_description(pcilib);
82
pcilib_dma_engine_t dma;
83
pcilib_register_description_t eregs[NWL_MAX_DMA_ENGINE_REGISTERS];
84
const pcilib_model_description_t *model_info = pcilib_get_model_description(pcilib);
84
86
nwl_dma_t *ctx = malloc(sizeof(nwl_dma_t));
86
memset(ctx, 0, sizeof(nwl_dma_t));
90
if (type == PCILIB_NWL_MODIFICATION_IPECAMERA) {
91
ctx->dmactx.ignore_eop = 1;
94
pcilib_register_bank_t dma_bank = pcilib_find_bank_by_addr(pcilib, PCILIB_REGISTER_BANK_DMA);
95
if (dma_bank == PCILIB_REGISTER_BANK_INVALID) {
97
pcilib_error("DMA Register Bank could not be found");
101
ctx->dma_bank = model_info->banks + dma_bank;
102
ctx->base_addr = pcilib_resolve_register_address(pcilib, ctx->dma_bank->bar, ctx->dma_bank->read_addr);
104
for (i = 0, n_engines = 0; i < 2 * PCILIB_MAX_DMA_ENGINES; i++) {
105
char *addr = ctx->base_addr + DMA_OFFSET + i * DMA_ENGINE_PER_SIZE;
107
memset(ctx->engines + n_engines, 0, sizeof(pcilib_nwl_engine_description_t));
109
err = dma_nwl_read_engine_config(ctx, ctx->engines + n_engines, addr);
112
pcilib_set_dma_engine_description(pcilib, n_engines, (pcilib_dma_engine_description_t*)(ctx->engines + n_engines));
115
pcilib_set_dma_engine_description(pcilib, n_engines, NULL);
117
ctx->n_engines = n_engines;
119
err = nwl_add_registers(ctx);
122
pcilib_error("Failed to add DMA registers");
87
if (!ctx) return NULL;
89
memset(ctx, 0, sizeof(nwl_dma_t));
91
pcilib_register_bank_t dma_bank = pcilib_find_register_bank_by_addr(pcilib, PCILIB_REGISTER_BANK_DMA);
92
if (dma_bank == PCILIB_REGISTER_BANK_INVALID) {
94
pcilib_error("DMA Register Bank could not be found");
98
ctx->dma_bank = model_info->banks + dma_bank;
99
ctx->base_addr = pcilib_resolve_register_address(pcilib, ctx->dma_bank->bar, ctx->dma_bank->read_addr);
101
if ((model)&&(strcasestr(model, "ipecamera"))) {
102
ctx->type = NWL_MODIFICATION_IPECAMERA;
105
ctx->type = NWL_MODIFICATION_DEFAULT;
107
err = pcilib_add_registers(pcilib, 0, nwl_xrawdata_registers);
110
pcilib_error("Error (%i) adding NWL XRAWDATA registers", err);
115
for (j = 0; nwl_dma_engine_registers[j].bits; j++);
116
if (j > NWL_MAX_DMA_ENGINE_REGISTERS) {
118
pcilib_error("Too many (%i) engine registers defined, only %i supported", j, NWL_MAX_DMA_ENGINE_REGISTERS);
122
memcpy(eregs, nwl_dma_engine_registers, j * sizeof(pcilib_register_description_t));
124
for (i = 0; i < 2 * PCILIB_MAX_DMA_ENGINES; i++) {
125
pcilib_dma_engine_description_t edesc;
126
char *addr = ctx->base_addr + DMA_OFFSET + i * DMA_ENGINE_PER_SIZE;
128
memset(&edesc, 0, sizeof(pcilib_dma_engine_description_t));
130
err = dma_nwl_read_engine_config(ctx, &edesc, addr);
133
for (j = 0; nwl_dma_engine_registers[j].bits; j++) {
134
int dma_addr_len = (PCILIB_MAX_DMA_ENGINES > 9)?2:1;
135
const char *dma_direction;
137
eregs[j].name = nwl_dma_engine_register_names[i * NWL_MAX_DMA_ENGINE_REGISTERS + j];
138
eregs[j].addr = nwl_dma_engine_registers[j].addr + (addr - ctx->base_addr);
140
switch (edesc.direction) {
141
case PCILIB_DMA_FROM_DEVICE:
144
case PCILIB_DMA_TO_DEVICE:
150
sprintf((char*)eregs[j].name, nwl_dma_engine_registers[j].name, dma_addr_len, edesc.addr, dma_direction);
153
err = pcilib_add_registers(pcilib, j, eregs);
156
pcilib_error("Error (%i) adding NWL DMA registers for engine %i", err, edesc.addr);
160
dma = pcilib_add_dma_engine(pcilib, &edesc);
161
if (dma == PCILIB_DMA_ENGINE_INVALID) {
163
pcilib_error("Problem while registering DMA engine");
167
ctx->engines[dma].desc = &pcilib->engines[dma];
168
ctx->engines[dma].base_addr = addr;
126
171
return (pcilib_dma_context_t*)ctx;